Abstract
Introduction
A fundamental change has taken place in the way digital systems are designed by making it possible to design an entire system, containing hundred millions of transistors, on a single chip. In order to cope with the growing complexity of such systems, designers often use pre-designed, reusable megacells known as cores. Core-based systems-on-a-chip (SoC) design strategies help companies significantly reduce the time-to-market and design cost for their new products.
Testing of SoCs introduces several new challenges compared to testing of conventional IC designs [l] . A major problem to make an SoC testable concems accessibility of embedded cores. Since embedded cores are not directly accessible via chip 'inputs and outputs, special access mechanisms are required to test them after system integration. The development of efficient test access mechanism (TAM) is an integral part of SoC test. Several TAM architectures have been proposed. There are three main approaches to achieve accessibility of embedded cores. The first approach is based on test bus architectures by which the cores are isolated from each other in test mode using a dedicated bus [2, 3, 4] or flexible TESTRAIL [5] around the cores to propagate test data. The second approach uses boundary scan architectures [6, 7] to isolate the core during test. The third approach uses transparency [8, 9, 10] for embeddedcores to reduce the problem to one of finding paths from chip inputs to core inputs and from core outputs to chip outputs. In order to reduce the time-to-market and test cost, test scheduling that minimizes the test time for SoCs is also an integral part of SoC test. Several test scheduling techniques have been proposed to minimize the test time by adopting an appropriate TAM architecture [ l l , 12, 131.
Under the design environment for SoCs, pre-computed test sets are provided for each core. These test sets may contain functional vectors, scan vectors or ordered test sequences for non-scan designed sequential circuits. They may be for logic faults such as stuck-at faults or timing faults such as delay faults. Moreover, some cores may be able to be at-speed testable in order to increase the coverage of non-modeled and performance-related defects. For that reason, it is necessary to apply an arbitrary test sequence to each core and observe its response sequence from the core consecutively at the speed of the system clock. We call such test access consecutive test access. Similarly, consecutive test access mechanisms are required to test interconnects between cores.
There are two approaches [14, 151 realizing the consecutive test access for both cores and interconnects. In [ 141, we proposed consecutive testability of SoCs and consecutive transparency of cores. Consecutive transparency of a core guarantees that arbitrary test/response sequences can be propagated from the core inputs to the core outputs without information loss. Consecutive testability of SoCs guarantees that it is possible to apply/observe arbitrary testhesponse sequences to/from all embedded cores and all interconnects by using interconnects and consecutively transparent cores. Therefore, the method can handle any test sequence that requires consecutive application of test pattems at speed of system clock such as a sequence for timing faults. We proposed the method to augment a given SoC into consecutively testable one [ 141 as well as the method to augment a given core consecutively transparent one [ 161. However, in these two approaches [ 14, 151 , only the technique to minimize area overhead were proposed and test time reduction was not addressed. Moreover, there is no discussion about core model, and the treatment of scan chains in scan-designed cores is not considered explicitly.
In this paper, we extend the target core model so that we can handle IEEE P1500 wrapped cores [17] and scandesigned cores in addition to non-scan designed cores that we considered in [14] . In order to simplify the discussion, built-in-self-testable (BIST) cores are not considered in this paper though they can be included easily by applying the proposed approach in [14] . For SoCs that include the above core models, we propose an area and time cooptimization method based on consecutive testability. We create TAM and a test schedule by using integer linear programming (ILP), and augments a given SoC into consecutively ,testable one where area overhead and-test time are co-optimized. In the proposed method, TAM for consecutive testability is designed based on utilization of existing circuits. When we design TAM, we use interconnects and cores' consecutive transparency as much as possible. Only when TAM cannot be designed by using only the above existing circuits, we add extra circuits (test buses). Therefore, our method achieves lower area overhead compared to conventional test bus architecture. In order to evaluate area impact of TAM, we discuss the estimation of bus area based on floor plan. Experimental results show advantages of the proposed method compared to test bus architecture.
The rest of this paper is organized as follows. Section 2
gives SoC modeling and some definitions. In section 3, we
show an area and time co-optimization method that creates TAM and a test schedule by using ILP. Experimental results are discussed in section 4. Finally, section 5 concludes this paper.
Preliminaries

SoC Modeling
We assume that an SoC consists of cores,primary inputs, primary outputs and interconnects ( Figure 1 ) and all cores operate using single clock frequency. We introduce ports of each core as interface points in a natural fashion: signals enter into a core through its input ports, and exit through its output ports. An interconnect connects an output port with an input port, a primary input with an input port, or an output port with a primary output. Though any number of interconnects can connect to the same output port (i.e., fanout is allowed), only one interconnect can connect to the same input port. It is not necessary that interconnects are of the same bit width. In Figure 1 , the shaded number beside each interconnect represents the bit width of the interconnect. We consider three types of cores; IEEE P1500 wrapped cores (P1500 cores), scan-designed cores (scan cores) and non-scan-designed cores (non-scan cores). Each individual core can be tested by extemal test and a pre-computed test sequence is available for the core which, if applied to the core, will result in a very high fault coverage. P1500 cores and scan cores have scan inputloutput ports which are used only for testing the cores and have no connection to other ports. P1500 cores can be tested by using only the scan port. Therefore, we consider that a test/response sequence is provided for each port. In Figure 1 , the number beside each port represents the length of test/response sequence for the port.
A floor plan is provided for an SoC and each core has placement denoted by (z,y) coordinates of its center of gravity. In Figure 1 , the numbers in parentheses represents the (IC, y) coordinates of each core. Area overhead of a wire is estimated as the product of width and length on the floor plan. We use Manhattan distance for calculating length of wires used as a part of TAM. Moreover, if a core is consecutively transparent (defined in the next section), an information about consecutive transparency of the core is also provided. Otherwise, no information about consecutive transparency is provided.
Consecutive Transparency of a Core
We introduced a concept called consecutive transparency of cores defined as follows and proposed the method to transform a given core into consecutively transparent one [ 161. Consecutive transparency guarantees that, for each port, there exists a test mode called a configuration which realizes consecutively transparent paths for the port ( Figure  2) . Here, paths are consecutively transparent in the sense that any test sequence can be propagated through them without information loss. 
Consecutive Testability of a System-on-a-Chip
In [ 141, we proposed a new test methodology based on consecutive testability of SoCs defined as follows.
Definition 2 Consecutive testability of an SoC
An SoC is said to be consecutively testable if all cores and all interconnects in the SoC are consecutively test accessible.
Consecutive testability of SoCs guarantees that it is possible to apply/observe arbitrary test/response sequences to/from all embedded cores and all interconnects without information loss by using interconnects and consecutively transparent cores. Figure 3 illustrates a consecutively testable SoC and the consecutive test access to/from Core 3. A control signal is provided for each consecutively transparent core by a test controller (either off-chip or on-chip) and determines the configuration of the core.
Area and Time Co-Optimization
In this section, we present an area overhead and test time co-optimization method based on consecutive testability. The method creates TAM and a test schedule, and augments a given SoC into consecutively testable one by adding extra circuits (design-for-testability (DFT) elements) where area overhead and test time are co-optimized. When we create consecutively test accessible TAM, we consider test bus (Figure 4(a) ), consecutive transparency (Figure 4(b) ), direct path from a PI to a core (from a core to a PO) with multiplexer (Figure 4(c) ) and existing interconnect as compo- nents of TAM. We try to utilize existing interconnects and consecutive transparency of cores as much as possible to minimize hardware overhead. Only when a core is not consecutively test accessible by using only existing interconnects and consecutive transparency of cores, we add direct paths to the core (Figure 4(c) ) or make other cores consecutively transparent (Figure 4 (b)) with multiplexers. For scan ports, we add test buses since scan ports have no connection to other ports and cannot utilize existing interconnects (Figure 4(a) ) . The more direct paths and test buses we add, the shorter test time we can achieve. There is a trade-off between hardware overhead and test time. Then, we formulate area overhead and test time co-optimization based on consecutive testability according to user objective as the following optimization problem. 
Area and Time Co-Optimization Algorithm
In this subsection, we describe the proposed algorithm. The algorithm consists of the following three stages.
Stagel: TAM design for scan ports Stage2: Design for consecutive transparency of all cores Stage3: TAM design and test scheduling co-optimization We cannot utilize existing interconnects as a part of TAM for scan ports since scan ports have no connection to other ports. In Stage 1, we consider the following TAM design problem for scan ports using test buses as DFT elements. Step 1: Estimate TAM area and test time Let C, be the set of P1500 cores and scan cores, let P(C,) be the power set of C,. For each set of cores C, E P(Cs), we estimate TAM area (Cost(C,) ) and test time (Time(C,) ) in the case of connecting the cores by one test bus as follows.
Definition 4 ' TAM design problem for scan ports ( P s c a n )
Cost(C,) = busJength(C,) x max(port-width(c)) (2)
Here, bus_length(C,) denotes the Manhattan distance in the case of connecting all cores in C, by one test bus, and port-width(c) denotes the bit width of scan port of c CEC,
Here, sequence(c) denotes the length of test sequence for Figure 5 shows two examples of routing. One is a routing that connects all cores in C13 = {cl, c2, c4) by a test bus.
C.
Figure 5. routing examples
The other is a routing that connects only c3 by a test bus.
Step 2: Determine the number of test buses and assignment of cores to the test buses
In this step, we design TAM where area and test time are co-optimized according to user defined ratio a. In order to design consecutively test accessible TAM with test buses for all cores in C,, we should find a subset M of P (C,) such that M satisfies the following equation. 
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Here, Win(C,) and WOUt(C,) are constant values which denote the summation of bit width of cores' input ports and output ports in C,, respectively.
We can determine the number of test buses and assignment of cores to the test buses by solving above ILP problem, and design TAM for scan ports where area and test time are co-optimized according to user defined ratio a.
Design for Consecutive Transparency of All
Cores (Stage 2)
In order to satisfy consecutive test accessibility of interconnects, all input/output ports of all embedded cores should be consecutively observable/controllable. Therefore, all cores should be consecutively transparent. In this stage, we consider the following design for consecutive transparency problem (defined in [ 161) for all cores. 
Definition 5 Design for consecutive transparency problem
TAM Design and Test Scheduling CoOptimization (Stage 3)
In the Stage 1, we designed TAM for scan ports using test buses where area and test time are co-optimized according to user defined ratio a. In the Stage 2, we made all cores consecutively transparent for consecutive test accessibility of all interconnect. Figure 6 shows an example SoC (corresponding to the SoC shown in Figure 1) after Stage 1 and Stage2 in the case of a = 1 where test buses are added for scan ports and all cores are made consecutively transparent. This figure represents only the assignment of cores and do not shows the routing of test buses exactly. In this Stage 3, we consider the following TAM design and test scheduling co-optimization problem based on consecutive testability. We create a test schedule by determining the combinations of cores tested simultaneously (in the same configuration) and design TAM for consecutive test accessibility of the cores according to user defined co-optimization ratio a.
Definition 6 TAM design and test scheduling cooptimization problem (Pselect).
e Input : An SoC with TAM for scan ports and all con- The algorithm of this stage consists of the following two steps. In the Step 1, it adds direct paths realized by multiplexers from PIS to core inputs and from core outputs to POs. Then, it determines TAM for all cores and all interconnects by selecting paths added in Step 1.
Step 1: Add all direct paths from PIS to core inputs and from core outputs to POs For input/output ports which are not controllable/observable directly at PIs/POs of a SoC, we add direct paths from PIS to the input ports (from the output ports to POs) with multiplexers in order to guarantee consecutive accessibility for all ports.
Step 2: Create TAM and a test schedule
In this step, we determine the combinations of cores tested simultaneously and create TAM for each combination by selecting configurations of other cores and direct paths added in Step 1 so that area overhead and test time are co-optimized according to user defined ratio a. We formulate the above decision and selection problems as an ILP problem using the following notations. (~6 :
Notations for an ILP Formulation
Sets
Subject to: Equations (1 1) and (12) guarantee the consecutive test accessibility of all cores. Eqs. (13) and (14) are constraints for configuration IC. These two Eqs. guarantee the accessibility of all ports of all cores tested in configuration IC. Eqs. (15) and (16) We can determine combinations of cores tested simultaneously and direct paths used as a part of TAM for each combination by solving above ILP problem. Figure 7 shows an example schedule and selected direct paths as a part of TAM in an SoC corresponding to Figure 1 . Similarly testing of interconnects in addition to cores can be considered simultaneously by replacing the set C with C U Enet in the notations and ILP formulation.
Through these three stages, we can augments a given SoC into consecutively testable one where area overhead and test application time are co-optimized according to user defined ratio a.
Experimental Results
In this section, we present experimental results obtained by the proposed method and make a comparison between the proposed method and test bus architecture. Since our approach cannot apply the SoCs that have no information about connectivity between cores, it is impossible to make experiments by using ITC'02 SoC benchmarks. Therefore, in this section, we present experimental results for a randomly created SoC System 5' 1 (shown in Figure 1 ). This SoC has three scan cores, two non-scan cores and one Table 1 shows experimental results of the proposed method in the case of a = 0 (area), a = 0.5 (co-optimize) and a = 1 (time). Figure 7 shows the result of a test schedule and direct paths added in Stage 3 in the case of a = 1.
"stagel(P,,,,)", "stage2(Pbypass)" and "stage3(Pselect)"
denote the results of Stage 1, Stage 2 and Stage 3, respectively. "Time", "Area" and "CPU' denotes the test time, the area overhead and running time of lp solve, respectively. ':wire" and "MUX" at the column "Area" denote the wire area estimated from a given floor plan and the bit width of multiplexer added in each stage,respectively. "Time" at the column "Total" denotes the total test time which is equal to "Time" at the column "stage3". "Area" and ''CPU'' at the column "Total" denote the total area overhead and computational time which is the summation of all stages. In The results using the reduced configuration set K' are shown as the numbers in parentheses. From the results, we 4320"
*:lpsolve was halted after 4320 minutes. observe that the reduction of the configuration set K improves not only running time but also test application time and area overhead in all cases. From Table 1 , we observe that the proposed method can allow trade-off between area overhead and test time according to user defined ration a. Table 2 are obtained by applying our proposed method in Stage 1 assuming that all input/output ports of cores are scan ports and restricting that only test buses are added as TAM.
From Table 1 and Table 2 , we observe that the proposed method achieves lower area overhead compared to test bus architecture in all three co-optimization ratio. Especially for a = 1 (area has high priority), the proposed method achieves 50% reduction of area overhead compared to test bus architecture. This is because the proposed method utilizes existing interconnects and consecutively transparent cores as a part of TAM. On the other hand, the proposed method introduces longer test time. The proposed method is based on configuration-dependent scheduling which means that no new test are allowed to start until all tests in a configuration are completed. Therefore, test time depends on a core which has longest test sequence in a configuration. On the other hand, in the test bus approach, we can schedule tests for each test bus independently. We can consider that this disadvantage will be removed by adopting preemptive scheduling where lyengar and Chakrabarty proposed in [ 191 while the advantages of the proposed method are kept. .
Conclusions
In this paper, we proposed an area and time cooptimization method for SoCs based on consecutive testability. The proposed method creates TAM and a test schedule by using integer linear programming, and augments a given SoC into consecutively testable one where area overhead and test time are co-optimized. The proposed method achieves lower area overhead compared to test bus architecture. Especially for the case where objective is to minimize area overhead, the proposed method achieves 50% area overhead reduction compared to test bus architecture. This is because the proposed method utilizes existing interconnects and consecutively transparent cores as a part of TAM. Consecutive testability of SoCs guarantees that arbitrary test/response sequences including timing information can be propagated to/from all embedded cores and all interconnects without information loss. Therefore, the method can handle any test sequence that requires consecutive application of test pattems at speed of system clock such as a sequence for timing faults. One of our future works is to improve the test scheduling method in order to shorten the test time. Another future work is to propose heuristic algorithms instead of current ILP based approach in order to shorten the computational time.
